Datasheet Details
| Part number | DM74LS503 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 122.89 KB |
| Description | 8-Bit Successive Approximation Register |
| Download | DM74LS503 Download (PDF) |
|
|
| Part number | DM74LS503 |
|---|---|
| Manufacturer | Fairchild (now onsemi) |
| File Size | 122.89 KB |
| Description | 8-Bit Successive Approximation Register |
| Download | DM74LS503 Download (PDF) |
|
|
|
The DM74LS503 register has an active LOW Enable (E) input that is used in cascading two or more packages for longer word lengths.
A HIGH signal on E, after a START operation, forces Q7 HIGH and prevents the device from accepting serial data.
With the E input of an DM74LS503 connected to the CC output of a preceding (more significant) device, the DM74LS503 will be inhibited until the preceding device is filled, causing its CC output to go LOW.
DM74LS503 8-Bit Successive Approximation Register March 1989 Revised March 2000 DM74LS503 8-Bit Successive Approximation Register (with Expansion Control).
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
DM74LS503 | 8-Bit Successive Approximation Register | National Semiconductor |
| Part Number | Description |
|---|---|
| DM74LS574 | Octal D-Type Flip-Flop |
| DM74LS00 | Quad 2-Input NAND Gate |
| DM74LS02 | Quad 2-Input NOR Gate |
| DM74LS03 | Quad 2-Input NAND Gates |
| DM74LS04 | Hex Inverting Gates |
| DM74LS05 | Hex Inverters |
| DM74LS08 | Quad 2-Input AND Gates |
| DM74LS09 | Quad 2-Input AND Gates |
| DM74LS10 | Triple 3-Input NAND Gate |
| DM74LS109A | Dual Positive-Edge-Triggered J-K Flip-Flop |