Datasheet4U Logo Datasheet4U.com

HD74BC373A - Octal D Type Transparent Latches With 3 State Outputs

General Description

The HD74BC373A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process.

Key Features

  • low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardles.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74BC373A Octal D Type Transparent Latches Renesas
HD74BC374A Octal D Type Flip Flops Renesas
HD74BC240A Octal Buffers/Line Drivers Renesas
HD74BC244A Octal Buffers/Line Drivers Renesas
HD74BC245A Octal Bus Transceivers Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74BC374A Octal D Type Flip Flops With 3 State Outputs
HD74BC240A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC244A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC245A Octal Bus Transceivers With 3 State Outputs
HD74BC533A Octal D Type Transparent Latches With 3 State Outputs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74BC373A Octal D Type Transparent Latches With 3 State Outputs ADE-205-009A(Z) Rev. 1 March 1993 Description The HD74BC373A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.