Datasheet4U Logo Datasheet4U.com

HD74LVC373A - Octal D-type Transparent

Datasheet Summary

Description

The HD74LVC373A has eight D type latches with three state outputs in a 20 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • VCC = 2.0 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@V CC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±24 mA (@VCC = 3.0 V to 5.5 V) Function Table Inputs G H L L L H: L: X: Z: Q0 : LE X H H L D X L H X Output Q Z L H Q0 High level Low level Immaterial High impeda.

📥 Download Datasheet

Datasheet preview – HD74LVC373A

Datasheet Details

Part number HD74LVC373A
Manufacturer Hitachi Semiconductor
File Size 50.72 KB
Description Octal D-type Transparent
Datasheet download datasheet HD74LVC373A Datasheet
Additional preview pages of the HD74LVC373A datasheet.

📁 Similar Datasheet

  • HD74LVC373A - Octal D-type Transparent Latches (Renesas)
  • HD74LVC374A - Octal D-type Flip Flops (Renesas)
  • HD74LVC32 - Quad. 2-input OR Gates (Renesas)
  • HD74LVC00 - Quad. 2-input NAND Gates (Renesas)
  • HD74LVC02 - Quad. 2-input NOR Gates (Renesas)
  • HD74LVC04 - Hex Inverters (Renesas)
  • HD74LVC08 - Quad. 2-input AND Gates (Renesas)
  • HD74LVC125A - Quad. Bus Buffer Gates (Renesas)
  • HD74LVC138 - 3-to-8-line Decoder / Demultiplexer (Renesas)
  • HD74LVC139 - Dual 2-to-4-line Decoders / Demultiplexers (Renesas)
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74LVC373A Octal D-type Transparent Latches with 3-state Outputs ADE-205-112B(Z) 3rd Edition December 1996 Description The HD74LVC373A has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |