HY5W6B6DLF dram equivalent, 4 bank x 1 m x 16 bit synchronous dram.
Standard SDRAM Protocol Internal 4bank operation
*
Power Supply Voltage : VDD = 2.5V, VDDQ = 2.5V LVCMOS compatible I/O Interface Low Voltage interface to reduce I/O.
Image gallery
Download