Datasheet4U Logo Datasheet4U.com

ICS87946-01 Datasheet - ICS

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

ICS87946-01 Features

* 10 single ended LVCMOS outputs, 7Ω typical output impedance

* LVPECL clock input pair

* PCLK, nPCLK supports the following input levels: LVPECL, CML, SSTL

* Maximum input frequency: 250MHz

* Output skew: 200ps (maximum)

* Part-to-part skew: 500ps (ty

ICS87946-01 General Description

The ICS87946-01 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87946-01 has one LVPECL clock input pair. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The low impedance LVCMOS output.

ICS87946-01 Datasheet (184.50 KB)

Preview of ICS87946-01 PDF

Datasheet Details

Part number:

ICS87946-01

Manufacturer:

ICS

File Size:

184.50 KB

Description:

Lvpecl-to-lvcmos/lvttl clock generator.

📁 Related Datasheet

ICS87949-01 CLOCK GENERATOR (ICS)

ICS87931I LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER (ICS)

ICS87972I 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER (ICS)

ICS87972I-147 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER (Integrated Device Technology)

ICS87973I-147 1-TO-12 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER (ICS)

ICS87973I-147 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER (IDT)

ICS87974I LVCMOS/LVTTL CLOCK GENERATOR (Integrated Circuit Systems)

ICS87974I LVCMOS/LVTTL CLOCK GENERATOR (Integrated Device Technology)

ICS87001I-01 LVCMOS/LVTTL Clock Divider (Integrated Device Technology)

ICS87002-05 1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer (IDT)

TAGS

ICS87946-01 LVPECL-TO-LVCMOS LVTTL CLOCK GENERATOR ICS

Image Gallery

ICS87946-01 Datasheet Preview Page 2 ICS87946-01 Datasheet Preview Page 3

ICS87946-01 Distributor