Datasheet4U Logo Datasheet4U.com

ICS889872 - DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION

General Description

The ICS889872 is a high speed Differential-toLVDS Buffer/Divider w/Internal Termination and is a HiPerClockS™ member of the HiPerClockS™family of high performance clock solutions from IDT.

The ICS889872 has a selectable ÷2, ÷4, ÷8, ÷16 output dividers.

Key Features

  • Three LVDS outputs Frequency divide select options: ÷4, ÷6: >2GHz, ÷8, ÷16: >1.6GHz IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML Output frequency: >2GHz Cycle-to-cycle jitter: 1ps (typical) Total jitter: 10ps (typical) Output skew: 7ps (typical), QA/nQA outputs Part-to-part skew: 250ps (typical) Propagation Delay: 750ps (typical), QA/nQA o.

📥 Download Datasheet

Datasheet Details

Part number ICS889872
Manufacturer IDT
File Size 1.09 MB
Description DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION
Datasheet download datasheet ICS889872 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS889874 DIFFERENTIAL-TO-LVPECL BUFFER/DIVIDER ICS
ICS889831 1-TO-4 DIFFERENTIAL LVPECL-TO-LVPECL/ECL FANOUT BUFFER ICS
ICS810001-21 FEMTOCLOCKS-TM DUAL VCXO VIDEO PLL ICS
ICS81006 VCXO-TO-6 LVCMOS OUTPUTS ICS
ICS81006I VCXO-TO-6 LVCMOS OUTPUTS ICS

Other Datasheets by IDT

Part Number Description
ICS889832 1-TO-4 DIFFERENTIAL-TOLVDS FANOUT BUFFER
ICS81006I VCXO-TO-LVCMOS OUTPUTS
ICS831721I Differential Clock/Data Multiplexer
ICS840002I-01 CRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
ICS840N202I NG Universal Frequency Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com PRELIMINARY DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION ICS889872 Features • • • • • • • • • • • • Three LVDS outputs Frequency divide select options: ÷4, ÷6: >2GHz, ÷8, ÷16: >1.6GHz IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML Output frequency: >2GHz Cycle-to-cycle jitter: 1ps (typical) Total jitter: 10ps (typical) Output skew: 7ps (typical), QA/nQA outputs Part-to-part skew: 250ps (typical) Propagation Delay: 750ps (typical), QA/nQA outputs Full 2.