Datasheet4U Logo Datasheet4U.com

ICS889832 - 1-TO-4 DIFFERENTIAL-TOLVDS FANOUT BUFFER

Datasheet Summary

Description

The ICS889832 is a high speed 1-to-4 DifferentialIC S to-LVDS Fanout Buffer and is a member of the HiPerClockS™ HiPerClockS™ family of high performance clock solutions from IDT.

Features

  • Four differential LVDS outputs.
  • IN, nIN pair can accept the following differential input levels: LVPECL, LVDS, SSTL.
  • 50Ω internal input termination to VT.
  • Output frequency: >2GHz.
  • Output skew: 25ps (maximum).
  • Part-to-part skew: 200ps (maximum).
  • Additive phase jitter, RMS:.

📥 Download Datasheet

Datasheet preview – ICS889832

Datasheet Details

Part number ICS889832
Manufacturer IDT
File Size 700.75 KB
Description 1-TO-4 DIFFERENTIAL-TOLVDS FANOUT BUFFER
Datasheet download datasheet ICS889832 Datasheet
Additional preview pages of the ICS889832 datasheet.

📁 Similar Datasheet

  • ICS889831 - 1-TO-4 DIFFERENTIAL LVPECL-TO-LVPECL/ECL FANOUT BUFFER (ICS)
  • ICS889874 - DIFFERENTIAL-TO-LVPECL BUFFER/DIVIDER (ICS)
  • ICS810001-21 - FEMTOCLOCKS-TM DUAL VCXO VIDEO PLL (ICS)
  • ICS81006 - VCXO-TO-6 LVCMOS OUTPUTS (ICS)
  • ICS81006I - VCXO-TO-6 LVCMOS OUTPUTS (ICS)
  • ICS810251I - VCXO and Synchronous Ethernet Jitter Attenuator (Integrated Device Technology)
  • ICS813001I - LVPECL FEMTOCLOCK-TM PLL (ICS)
  • ICS82C404 - Dual Programmable Graphics Frequency Generator (Integrated Circuit Systems)
  • ICS8302 - LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER (Integrated Circuit Systems)
  • ICS8302-01 - 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT (Integrated Circuit Systems)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com LOW SKEW, 1-TO-4 DIFFERENTIAL-TOLVDS FANOUT BUFFER ICS889832 GENERAL DESCRIPTION The ICS889832 is a high speed 1-to-4 DifferentialIC S to-LVDS Fanout Buffer and is a member of the HiPerClockS™ HiPerClockS™ family of high performance clock solutions from IDT. The ICS889832 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF _AC pin allow other differential signal families such as LVPECL, LVDS, and SSTL to be easily interfaced to the input with minimal use of external components. The device also has an output enable pin which may be useful for system test and debug purposes.
Published: |