IDT74SSTUA32866 buffer equivalent, 1.8v configurable buffer.
*
*
*
*
*
*
*
*
*
*
*
*
IDT74SSTUA32866
1.8V Operation SSTL_18 style clock and data inputs Differential CLK input Confi.
* Along with CSPUA877 DDR2 PLL, provides complete solution for DDR2 DIMMs
DESCRIPTION:
This 25-bit 1:1 / 14-bit .
This 25-bit 1:1 / 14-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. In the 1:1 pinout configuration, only one device per DIMM is requred to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per.
Image gallery
TAGS
Download (Size : 284.18KB)