| Part number | IS61QDP2B451236C |
|---|---|
| Manufacturer | ISSI |
| File Size | 858.94 KB |
| Description | 18Mb QUADP SYNCHRONOUS SRAM |
| Datasheet |
 IS61QDP2B451236C Datasheet
|
| Note |
This datasheet PDF includes multiple part numbers: IS61QDP2B451236C, IS61QDP2B41M18C. Please refer to the document for exact specifications by model. |
|
|
1Mx36 and 2Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data valid window. Separate independent read and write ports with concurrent read and write operations. Synchronous pipeline read with late write operation. Double Data Rate (DDR) interface for read and write input ports. 2.0 cycle read latency. Fixed 4-bit burst for read and write operations. Clock stop support. Two input clocks (K and K#) for address and cont
📁 Similar Datasheet
