Datasheet4U.com

ICS93716YF-T - Low Cost DDR Phase Lock Loop Clock Driver

Datasheet Summary

Features

Low skew, low jitter PLL clock driver.
I2C for functional and output control.
Feedback pins for input to output synchronization.
Spread Spectrum tolerant inputs Switching Characteristics:.
PEAK - PEAK jitter (66MHz): 100MHz): 100MHz):.

Integrated Circuit Systems

📥 Download Datasheet

ICS93716YF-T Low Cost DDR Phase Lock Loop Clock Driver by Integrated Circuit Systems - Datasheet Preview — Datasheet preview – ICS93716YF-T

Datasheet Details

Part number	ICS93716YF-T
Manufacturer	Integrated Circuit Systems
File Size	89.77 KB
Description	Low Cost DDR Phase Lock Loop Clock Driver
Datasheet	ICS93716YF-T Datasheet
Additional preview pages of the ICS93716YF-T datasheet.

📁 Similar Datasheet

ICS93705 - DDR Phase Lock Loop Zero Delay Clock Buffer (Renesas)
ICS93732 - Low Cost DDR Phase Lock Loop Zero Delay Buffer (Renesas)
ICS932S203 - Frequency Generator (IDT)
ICS932S208 - Programmable Timing Control Hub (IDT)
ICS932S421B - PCIe Gen2 and QPI Clock (IDT)
ICS932S801 - K8 Clock Chip (ICS)
ICS932S805C - K8 Clock Chip (IDT)
ICS9341 - 133MHz Clock Generator and Integrated Buffer (Renesas)
ICS90C64 - Dual Video/Memory Clock Generator (Western Digital)
ICS9112-26 - Low Skew Output Buffer (Renesas)

Other Datasheets by Integrated Circuit Systems

ICS93716YG-T - Low Cost DDR Phase Lock Loop Clock Driver
ICS93701 - DDR Phase Lock Loop Clock Driver
ICS93705 - DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93732 - Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS932S200 - Frequency Timing Generator
ICS932S202 - Frequency Timing Generator
ICS932S203 - Frequency Generator
ICS932S208 - Programmable Timing Control Hub

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc.

Published: Apr 16, 2005 |