Datasheet4U Logo Datasheet4U.com

ICS8536-01 - 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer

Datasheet Summary

Description

The ICS8536-01 is a lo w skew, high performance 1-to-6 Selectable Crystal, Single-Ended, or Diff erential Input-to3.3V, 2.5V LVPECL Fanout Buffer.

The ICS8536-01 has selectable cr ystal, single ended or diff erential clock inputs.

Features

  • Six 3.3V, 2.5V LVPECL outputs.
  • Selectable crystal oscillator, differential CLK1, nCLK1 pair or LVCMOS/LVTTL clock input.
  • CLK1, nCLK pair can accept the f ollowing differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • Maximum output frequency: 700MHz.
  • Crystal frequency range: 12MHz - 40MHz.
  • Output skew: 55ps (maximum) CLK1, nCLK1 @ 3.3V.
  • Part-to-part skew: 450ps (maximum).
  • Additive phase jitter, RMS: 0.19ps (typical).

📥 Download Datasheet

Datasheet preview – ICS8536-01

Datasheet Details

Part number ICS8536-01
Manufacturer Integrated Device Technology
File Size 313.79 KB
Description 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer
Datasheet download datasheet ICS8536-01 Datasheet
Additional preview pages of the ICS8536-01 datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-6, Crystal/ LVCMOS/ Differential-to-3.3V, 2.5V LVPECL Fanout Buffer ICS8536-01 DATA SHEET GENERAL DESCRIPTION The ICS8536-01 is a lo w skew, high performance 1-to-6 Selectable Crystal, Single-Ended, or Diff erential Input-to3.3V, 2.5V LVPECL Fanout Buffer. The ICS8536-01 has selectable cr ystal, single ended or diff erential clock inputs. The single ended cloc k input accepts LVCMOS or LVTTL input levels and tr anslates them to LVPECL levels. The CLK1, nCLK1 pair can accept most standard diff erential input levels. The output enable is inter nally synchronized to eliminate runt pulses on the outputs dur ing asynchronous assertion/deassertion of the cloc k enable pin.
Published: |