Datasheet4U Logo Datasheet4U.com

ICS854S058I 8:1 Differential-to-LVDS Clock Multiplexer

ICS854S058I Description

8:1 Differential-to-LVDS Clock Multiplexer ICS854S058I DATASHEET General .
The ICS854S058I is an 8:1 Differential-to-LVDS Clock Multiplexer which can operate up to 2.

ICS854S058I Features

* High speed 8:1 differential multiplexer
* One differential LVDS output pair
* Eight selectable differential PCLK, nPCLK input pairs
* PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, SSTL, CML
* Maximum output frequency:

ICS854S058I Applications

* Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the requi

📥 Download Datasheet

Preview of ICS854S058I PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • ICS854S054I - 4:1 Differential-to-LVDS Clock Multiplexer (Renesas)
  • ICS854S006I - Differential-to-LVDS Fanout Buffer (IDT)
  • ICS854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)
  • ICS854S202I - Differential-to-LVDS Multiplexer (IDT)
  • ICS854S202I-01 - Differential-To-LVDS Multiplexer (Renesas)
  • ICS854S296I-33 - LVDS Programmable Delay-Line (Renesas)
  • ICS854S54I-01 - Differential-to-LVDS Multiplexer (Renesas)
  • ICS85401 - 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER (Integrated Circuit Systems)

📌 All Tags

Differential-to-LVDS Clock Multiplexer Integrated Device Technology
Integrated Device Technology ICS854S058I-like datasheet