low skew muliple frequency pci clock generator with emi reducing sscg.
*
*
*
*
*
*
*
*
*
*
*
* Produces PCI output clocks that are individually selectable for 33.3 or 66.6 MHz under SMBus or st.
Pin Number 2 Pin Name XIN PWR VDDA I/O I Description This pin is the connection point for the devices Loop reference frequency. This may be either a CMOS 3.3 volt reference clock or the output of an external crystal. A nominal 14.31818 MHz frequency .
Image gallery
TAGS
Download (Size : 127.01KB)