Datasheet4U.com

C5002 - Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG

International

📥 Download Datasheet

C5002 Datasheet Preview — Preview of C5002 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	C5002
Manufacturer	International
File Size	127.01 KB
Description	Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG
Datasheet	C5002_International.pdf

C5002 Product details

Description

Pin Number 2 Pin Name XIN PWR VDDA I/O I Description This pin is the connection point for the devices Loop reference frequency.

Features

Produces PCI output clocks that are individually selectable for 33.3 or 66.6 MHz under SMBus or strapping control. Separate output buffer power supply for reduced noise, crosstalk and jitter. input clock frequency standard 14.31818 MHz Output clocks frequency individually selectable via SMBus or hardware bi-directional pin strapping. SSCG EMI reduction at 1.0% width Individual clock disables via SMBus control All output cloc.

📁 C5002 Similar Datasheet

C5000 - 2SC5000 (Toshiba Semiconductor)
C501 - 8-Bit Single-Chip Microcontroller (Siemens)
C5012 - 2SC5012 (NEC)
C5019 - Silicon NPN Transistor (Panasonic)
C502 - 8-Bit CMOS Microcontroller (Siemens)
C5020 - 50A AVALANCHE AUTOMOTIVE CELL DIODE (Won-Top Electronics)
C5021CT-036 - UPC5021 (NEC)
C5022 - 2SC5022 (Hitachi Semiconductor)

Other Datasheets by International

C5001 - Low Skew Muliple Frequency PCI Clock Generator with EMI Reducing SSCG

Published: Apr 22, 2005 |