Datasheet4U Logo Datasheet4U.com

CD4021BMS - CMOS 8-Stage Static Shift Registers

Description

CD4014BMS -Synchronous Parallel or Serial Input/Serial Output CD4021BMS -Asynchronous Parallel Input or Synchronous Serial Input/Serial Output CD4014BMS and CD4021BMS series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a

Features

  • High Voltage Types (20V Rating).
  • Medium Speed Operation 12MHz (Typ. ) Clock Rate at VDD-VSS = 10V.
  • Fully Static Operation.
  • 8 Master-Slave Flip-Flops Plus Output Buffering and Control Gating.
  • 100% Tested for Quiescent Current at 20V.
  • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC.
  • Noise Margin (Full Package Temperature Range).
  • 1V at VDD = 5V.
  • 2V at VDD = 10V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4021BM CMOS 8-Stage Static Shift Registers Texas Instruments
CD4021B CMOS 8-Stage Static Shift Registers RCA
CD4021B CMOS 8-Stage Static Shift Registers Texas Instruments
CD4021B-Q1 CMOS 8-Stage Static Shift Register Texas Instruments
CD4021BE CMOS 8-Stage Static Shift Registers Texas Instruments

Other Datasheets by Intersil (Renesas)

Part Number Description
CD40208BMS CMOS 4 x 4 Multiport Register
CD4020BMS CMOS Ripple-Carry Binary Counter/Dividers
CD4022BMS CMOS Counter/Dividers
CD4023BMS CMOS NAND Gates
CD4024BMS CMOS Ripple-Carry Binary Counter/Dividers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4014BMS, CD4021BMS December 1992 CMOS 8-Stage Static Shift Registers Description CD4014BMS -Synchronous Parallel or Serial Input/Serial Output CD4021BMS -Asynchronous Parallel Input or Synchronous Serial Input/Serial Output CD4014BMS and CD4021BMS series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel “JAM” inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, “Q” outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014BMS.
Published: |