Datasheet4U Logo Datasheet4U.com

HCS02MS - Radiation Hardened Quad 2-Input NOR Gate

Description

The Intersil HCS02MS is a Radiation Hardened Quad 2-Input NOR Gate.

A low on both inputs forces the output to a High state.

The HCS02MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD(Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 Rads (Si)/s.
  • Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operati.

📥 Download Datasheet

Datasheet preview – HCS02MS

📁 Similar Datasheet

  • HCS08 - Microcontrollers (Freescale Semiconductor)
  • HCS0805 - METAL STRIP CURRENT SENSING RESISTORS (HITANO)
  • HCS101 - Fixed Code Encoder (Microchip)
  • HCS109MS - Radiation Hardened Dual JK Flip Flop (Intersil)
  • HCS10MS - Radiation Hardened Triple 3-Input NAND Gate (Intersil)
  • HCS11MS - Radiation Hardened Triple 3-Input AND Gate (Intersil)
  • HCS12 - USB2.0 to ATA/ATAPI Bridge (Motorola Inc)
  • HCS1206 - METAL STRIP CURRENT SENSING RESISTORS (HITANO)
  • HCS12H - 16-bit Microcontroller (Freescale Semiconductor)
  • HCS12NK65V - N-Channel MOSFET (SemiHow)
Other Datasheets by Intersil Corporation
  • HCS00MS - Radiation Hardened Quad 2-Input NAND Gate
  • HCS04MS - Radiation Hardened Hex Inverter
  • HCS05MS - Radiation Hardened Hex Inverter with Open Drain
  • HCS08MS - Radiation Hardened Quad 2-Input AND Gate
  • HCS112MS - Radiation Hardened Dual JK Flip-Flop
  • HCS125MS - Radiation Hardened Quad Buffer
  • HCS138T - Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer
  • HCS190MS - Radiation Hardened Synchronous 4-Bit Up/Down Counter

Full PDF Text Transcription

Click to expand full text
HCS02MS August 1995 Radiation Hardened Quad 2-Input NOR Gate Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14 TOP VIEW Y1 1 A1 2 B1 3 Y2 4 14 VCC 13 Y4 12 B4 11 A4 10 Y3 9 B3 8 A3 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD(Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 Rads (Si)/s • Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.
Published: |