Datasheet4U Logo Datasheet4U.com

HCTS04MS - Radiation Hardened Hex Inverter

Description

The Intersil HCTS04MS is a Radiation Hardened Hex Inverter.

A logic level on any input forces the output to the opposite logic state.

The HCTS04MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 10 12 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Ope.

📥 Download Datasheet

Datasheet preview – HCTS04MS

📁 Similar Datasheet

  • HCTS164MS - 8-Bit Serial-In/Parallel-Out Shift Register (Intersil)
  • HCTS191MS - Synchronous 4-Bit Up/Down Counter (Intersil)
  • HCTS20MS - Radiation Hardened Dual 4-Input NAND Gate (Intersil)
  • HCTSM80101AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80102AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80201AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80304BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80305BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80308BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80403AAL - High Clearance and Creepage Distance Transformers (BOURNS)
Other Datasheets by Intersil Corporation
  • HCTS00MS - Radiation Hardened Quad 2-Input NAND Gate
  • HCTS02MS - Radiation Hardened Quad 2-Input NOR Gate
  • HCTS08MS - Radiation Hardened Quad 2-Input AND Gate
  • HCTS109MS - Radiation Hardened Dual JK Flip Flop
  • HCTS109T - Radiation Hardened Dual JK Flip Flop
  • HCTS10MS - Radiation Hardened Triple 3-Input NAND Gate
  • HCTS112MS - Radiation Hardened Dual JK Flip-Flop
  • HCTS11MS - Radiation Hardened Triple 3-Input AND Gate

Full PDF Text Transcription

Click to expand full text
HCTS04MS August 1995 Radiation Hardened Hex Inverter Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14 TOP VIEW A1 1 Y1 2 A2 3 Y2 4 A3 5 Y3 6 GND 7 14 VCC 13 A6 12 Y6 11 A5 10 Y5 9 A4 8 Y4 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 10 12 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • LSTTL Input Compatibility - VIL = 0.
Published: |