Datasheet4U Logo Datasheet4U.com

HCTS109MS - Radiation Hardened Dual JK Flip Flop

Datasheet Summary

Description

The Intersil HCTS109MS is a Radiation Hardened Dual JK Flip Flop with set and reset.

The flip flop changes state with the positive transition of the clock (CP1 or CP2).

The HCTS109MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55 oC Q1 to +125oC Q1 GND.
  • Significant Power Reduction Compared to LSTTL ICs.

📥 Download Datasheet

Datasheet preview – HCTS109MS

Datasheet Details

Part number HCTS109MS
Manufacturer Intersil Corporation
File Size 170.53 KB
Description Radiation Hardened Dual JK Flip Flop
Datasheet download datasheet HCTS109MS Datasheet
Additional preview pages of the HCTS109MS datasheet.

📁 Similar Datasheet

  • HCTS164MS - 8-Bit Serial-In/Parallel-Out Shift Register (Intersil)
  • HCTS191MS - Synchronous 4-Bit Up/Down Counter (Intersil)
  • HCTS20MS - Radiation Hardened Dual 4-Input NAND Gate (Intersil)
  • HCTSM80101AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80102AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80201AAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80304BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80305BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80308BAL - High Clearance and Creepage Distance Transformers (BOURNS)
  • HCTSM80403AAL - High Clearance and Creepage Distance Transformers (BOURNS)
Other Datasheets by Intersil Corporation
  • HCTS109T - Radiation Hardened Dual JK Flip Flop
  • HCTS10MS - Radiation Hardened Triple 3-Input NAND Gate
  • HCTS112MS - Radiation Hardened Dual JK Flip-Flop
  • HCTS11MS - Radiation Hardened Triple 3-Input AND Gate
  • HCTS132MS - Radiation Hardened Quad 2-Input NAND Schmitt Trigger
  • HCTS138MS - Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer
  • HCTS139MS - Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer
  • HCTS147MS - Radiation Hardened 10-to-4 Line Priority Encoder

Full PDF Text Transcription

Click to expand full text
HCTS109MS September 1995 Radiation Hardened Dual JK Flip Flop Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW RI J1 K1 CP1 S1 1 2 3 4 5 6 7 8 16 VCC 15 R2 14 J2 13 K2 12 CP2 11 S2 10 Q2 9 Q2 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55 oC Q1 to +125oC Q1 GND • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • LSTTL Input Logic Compatibility - VIL = 0.
Published: |