Datasheet4U Logo Datasheet4U.com

HCTS147MS - Radiation Hardened 10-to-4 Line Priority Encoder

General Description

The Intersil HCTS147MS is a Radiation Hardened 10-to-4 line Priority Encoder, pin compatible with low power Schottky TTL(LSTTL).

The HCTS147MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Fanout (Over Temperature Range) - Bus Driver Outputs - 15 LSTTL Loads.
  • Military Temperature Range: -55oC to +125.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCTS14MS Radiation Hardened HEX Inverting Schmitt Trigger
HCTS109MS Radiation Hardened Dual JK Flip Flop
HCTS109T Radiation Hardened Dual JK Flip Flop
HCTS10MS Radiation Hardened Triple 3-Input NAND Gate
HCTS112MS Radiation Hardened Dual JK Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCTS147MS September 1995 Radiation Hardened 10-to-4 Line Priority Encoder Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16 TOP VIEW I4 I5 I6 I7 I8 Y2 Y1 GND 1 2 3 4 5 6 7 8 16 VCC 15 NC 14 Y3 13 I3 12 I2 11 I1 10 I9 9 Y0 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Fanout (Over Temperature Range) - Bus Driver Outputs - 15 LSTTL Loads • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.