Datasheet4U Logo Datasheet4U.com

HCTS112MS - Radiation Hardened Dual JK Flip-Flop

General Description

The Intersil HCTS112MS is a Radiation Hardened dual JK flip-flop with set and reset.

The flip-flop changes states with the negative transition of the clock (CP1N or CP2N).

The HCTS112MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Cosmic Ray Upset Rate 2 x 10-9 Errors/Bit Day (Typ).
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55 oC to +125oC GND 8.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCTS11MS Radiation Hardened Triple 3-Input AND Gate
HCTS109MS Radiation Hardened Dual JK Flip Flop
HCTS109T Radiation Hardened Dual JK Flip Flop
HCTS10MS Radiation Hardened Triple 3-Input NAND Gate
HCTS132MS Radiation Hardened Quad 2-Input NAND Schmitt Trigger

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCTS112MS September 1995 Radiation Hardened Dual JK Flip-Flop Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16 TOP VIEW CP1 1 K1 2 J1 3 S1 4 Q1 5 Q1 6 Q2 7 16 VCC 15 R1 14 R2 13 CP2 12 K2 11 J2 10 S2 9 Q2 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Cosmic Ray Upset Rate 2 x 10-9 Errors/Bit Day (Typ) • Latch-Up Free Under Any Conditions • Military Temperature Range: -55 oC to +125oC GND 8 • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.