Datasheet4U Logo Datasheet4U.com

HCTS75MS Datasheet Radiation Hardened Dual 2-bit Bistable Transparent Latch

Manufacturer: Intersil (now Renesas)

Overview: HCTS75MS September 1995 Radiation Hardened Dual 2-Bit Bistable Transparent Latch Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW Q0 1 D0 1 D1 1 E 2 VCC D0 2.

General Description

The Intersil HCTS75MS is a Radiation Hardened dual 2-bit bistable transparent latch.

Each of the two latches are controlled by a separate enable input (E) which are active low.

E low latches the output state.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Operat.

More Datasheets from Intersil (now Renesas)

Part Number Description
HCTS74MS Radiation Hardened Dual-D Flip-Flop
HCTS74T Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS00MS Radiation Hardened Quad 2-Input NAND Gate
HCTS02MS Radiation Hardened Quad 2-Input NOR Gate
HCTS04MS Radiation Hardened Hex Inverter
HCTS08MS Radiation Hardened Quad 2-Input AND Gate
HCTS109MS Radiation Hardened Dual JK Flip Flop
HCTS109T Radiation Hardened Dual JK Flip Flop
HCTS10MS Radiation Hardened Triple 3-Input NAND Gate
HCTS112MS Radiation Hardened Dual JK Flip-Flop

HCTS75MS Distributor