Datasheet4U Logo Datasheet4U.com

ISPLSI5128VE - In-System Programmable 3.3V SuperWIDE High Density PLD

Description

The ispLSI 5000VE Family of In-System Programmable High Density Logic Devices is based on Generic Logic Blocks (GLBs) of 32 registered macrocells and a single Global Routing Pool (GRP) structure interconnecting the GLBs.

Outputs from the GLBs drive the Global Routing Pool (GRP) between the GLBs.

Features

  • Second Generation SuperWIDE HIGH.

📥 Download Datasheet

Datasheet Details

Part number ISPLSI5128VE
Manufacturer Lattice Semiconductor
File Size 257.91 KB
Description In-System Programmable 3.3V SuperWIDE High Density PLD
Datasheet download datasheet ISPLSI5128VE Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ISP0912 Bluetooth Low Energy Module Insight SiP
ISP091201 Bluetooth Low Energy Module Insight SiP
ISP1040B Intelligent SCSI Processor QLogic Corporation
ISP1040B SCSI I/O Processor Qlogic
ISP1040C Intelligent SCSI Processor QLogic Corporation

Other Datasheets by Lattice Semiconductor

Part Number Description
ISPLSI5256VA In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5256VE In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5384VA In-System Programmable High Density PLD
ISPLSI5512VA In-System Programmable High Density PLD
ISPLSI5512VE High Density PLD

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com ispLSI 5128VE ® In-System Programmable 3.3V SuperWIDE™ High Density PLD Features • Second Generation SuperWIDE HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC DEVICE — 3.3V Power Supply — User Selectable 3.3V/2.5V I/O — 6000 PLD Gates / 128 Macrocells — 96 I/O Pins Available — 128 Registers — High-Speed Global Interconnect — SuperWIDE Generic Logic Block (32 Macrocells) for Optimum Performance — SuperWIDE Input Gating (68 Inputs) for Fast Counters, State Machines, Address Decoders, etc. — Interfaces with Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 180 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL/3.3V/2.
Published: |