Datasheet4U Logo Datasheet4U.com

SY58604U - LVPECL Buffer

General Description

The SY58604U is a 2.5/3.3V, high-speed, fully differential LVPECL buffer optimized to provide only 108fsRMS phase jitter.

The SY58604U can process clock signals as fast as 2.5GHz or data patterns up to 3.2Gbps.

Key Features

  • Precision Edge®.
  • Precision 800mV LVPECL buffer.
  • Ultra-low jitter design.
  • 108fsRMS phase jitter.
  • Guaranteed AC performance over temperature and voltage:.
  • DC-to > 3.2Gbps throughput.

📥 Download Datasheet

Datasheet Details

Part number SY58604U
Manufacturer Micrel Semiconductor
File Size 719.28 KB
Description LVPECL Buffer
Datasheet download datasheet SY58604U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY58606U 1:2 CML Fanout Buffer Microchip
SY58609U CML 2:1 MUX Microchip
SY5861 Adaptive LED Current Filter Silergy
SY5862 Adaptive LED Current Filter Silergy
SY5867 Dimming Interface Converter Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY58600U ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER
SY58601U ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER
SY58602U ULTRA-PRECISION DIFFERENTIAL 400mV LVPECL LINE DRIVER/RECEIVER
SY58603U Precision CML Buffer
SY58605U LVDS Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY58604U 3.2Gbps Precision, LVPECL Buffer with Internal Termination and Fail Safe Input General Description The SY58604U is a 2.5/3.3V, high-speed, fully differential LVPECL buffer optimized to provide only 108fsRMS phase jitter. The SY58604U can process clock signals as fast as 2.5GHz or data patterns up to 3.2Gbps. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mVpp) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (VREF-AC) is provided to bias the VT pin.