Datasheet4U Logo Datasheet4U.com

SY89202U - Precision 1:8 LVPECL Fanout Buffer

Description

The SY89202U is a precision, high-speed, integrated clock divider LVPECL fanout buffer capable of handling clocks up to 1.5GHz.

Features

  • Precision Edge® Three low-skew LVPECL output banks with programmable ÷1, ÷2 and ÷4 divider options.
  • Three independently programmable output banks.
  • Guaranteed AC performance over temp and voltage:.
  • >1.5GHz clock frequency (fMAX).

📥 Download Datasheet

Datasheet Details

Part number SY89202U
Manufacturer Micrel Semiconductor
File Size 613.34 KB
Description Precision 1:8 LVPECL Fanout Buffer
Datasheet download datasheet SY89202U Datasheet

📁 Similar Datasheet

  • SY89206V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89216V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89230U - Clock Divider (Micrel)
  • SY89231U - Clock Divider (Micrel)
  • SY89297U - Precision CML Dual-Channel Programmable Delay (Microchip)
  • SY89306V - 3.3V/5V 2.5GHz Differential PECL/ECL Receiver/Buffer (Microchip)
  • SY89874U - Programmable Clock Divider/Fanout Buffer (Microchip)
  • SY8002A1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002E1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002I - 2A Synchronous Step Down Regulator (Silergy)
Other Datasheets by Micrel Semiconductor
  • SY89200U - Ultra-Precision 1:8 LVDS Fanout Buffer
  • SY89207L - PRECISION PECL AMPLIFIER
  • SY89208V - 3GHz PECL/ECL 2:1 MULTIPLEXER
  • SY89218U - Precision 1:15 LVDS Fanout Buffer
  • SY89221U - Precision 1:15 LVPECL Fanout Buffer
  • SY89222L - 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
  • SY89223L - 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
  • SY89228U - Clock Divider

Full PDF Text Transcription

Click to expand full text
SY89202U Precision 1:8 LVPECL Fanout Buffer with Three ÷1/÷2/÷4 Clock Divider Output Banks General Description The SY89202U is a precision, high-speed, integrated clock divider LVPECL fanout buffer capable of handling clocks up to 1.5GHz. Optimized for communications applications, the three independently controlled output banks are phase matched and can be configured for pass-through (÷1), ÷2 or ÷4 divide ratios. The differential input includes Micrel’s unique, 3-pin input termination architecture that allows the user to interface to any AC- or DC-coupled signal as small as 100mV (200mVpp) without any level shifting or termination resistor networks in the signal path.
Published: |