Datasheet4U Logo Datasheet4U.com

SY89847U - LVDS 1:5 Fanout

Description

The SY89847U is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX).

Features

  • Precision Edge®.
  • Selects between two sources, and provides 5 precision LVDS copies.
  • Fail-Safe Input.
  • Prevents outputs from oscillating when input is invalid.
  • Guaranteed AC performance over temperature and supply voltage:.
  • DC-to >1.5GHz throughput.

📥 Download Datasheet

Datasheet Details

Part number SY89847U
Manufacturer Micrel Semiconductor
File Size 800.66 KB
Description LVDS 1:5 Fanout
Datasheet download datasheet SY89847U Datasheet

📁 Similar Datasheet

  • SY89874U - Programmable Clock Divider/Fanout Buffer (Microchip)
  • SY89206V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89216V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89230U - Clock Divider (Micrel)
  • SY89231U - Clock Divider (Micrel)
  • SY89297U - Precision CML Dual-Channel Programmable Delay (Microchip)
  • SY89306V - 3.3V/5V 2.5GHz Differential PECL/ECL Receiver/Buffer (Microchip)
  • SY8002A1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002E1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002I - 2A Synchronous Step Down Regulator (Silergy)
Other Datasheets by Micrel Semiconductor
  • SY89840U - Precision LVPECL Runt Pulse Eliminator 2:1 Multiplexer
  • SY89841U - Precision LVDS Runt Pulse Eliminator 2:1 Multiplexer
  • SY89842U - Precision CML Runt Pulse Eliminator 2:1 Multiplexer
  • SY89843U - Precision LVPECL Runt Pulse Eliminator 2:1 MUX
  • SY89844U - Precision LVDS Runt Pulse Eliminator 2:1 MUX
  • SY89845U - PRECISION CML RUNT PULSE ELIMINATOR 2:1 MUX
  • SY89846U - LVPECL 1:5 Fanout
  • SY89801A - HP PA-8000 CLOCK SOURCE

Full PDF Text Transcription

Click to expand full text
SY89847U 1.5GHz Precision, LVDS 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination General Description The SY89847U is a 2.5V, 1:5 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A unique Fail-Safe Input (FSI) protection prevents metastable output conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops significantly below 100mV). The differential input includes Micrel’s unique, 3-pin internal termination architecture that can interface to any differential signal (AC- or DC-coupled) as small as 100mV (200mVPP) without any level shifting or termination resistor networks in the signal path. The outputs are LVDS compatible with very fast rise/fall times guaranteed to be less than 210ps.
Published: |