Datasheet4U Logo Datasheet4U.com

MT47H256M4 - DDR2 SDRAM

Key Features

  • Features.
  • VDD = 1.8V ±0.1V, VDDQ = 1.8V ±0.1V.
  • JEDEC-standard 1.8V I/O (SSTL_18-compatible).
  • Differential data strobe (DQS, DQS#) option.
  • 4n-bit prefetch architecture.
  • Duplicate output strobe (RDQS) option for x8.
  • DLL to align DQ and DQS transitions with CK.
  • 8 internal banks for concurrent operation.
  • Programmable CAS latency (CL).
  • Posted CAS additive latency (AL).
  • WRITE latency = READ latency - 1 tCK.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DDR2 SDRAM MT47H256M4 – 32 Meg x 4 x 8 banks MT47H128M8 – 16 Meg x 8 x 8 banks MT47H64M16 – 8 Meg x 16 x 8 banks 1Gb: x4, x8, x16 DDR2 SDRAM Features Features • VDD = 1.8V ±0.1V, VDDQ = 1.8V ±0.1V • JEDEC-standard 1.