2-stage design ideal to be used in balanced configuration Input/output DC block integrated on chip 30dBm typical Psat 10.5dB nominal Gain Bias: 6V, 750mA 2 Ch.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download