logo

P3S56D40ETP Datasheet, Mitsubishi

P3S56D40ETP Datasheet, Mitsubishi

P3S56D40ETP

datasheet Download (Size : 815.69KB)

P3S56D40ETP Datasheet

P3S56D40ETP dram

256m double data rate synchronous dram.

P3S56D40ETP

datasheet Download (Size : 815.69KB)

P3S56D40ETP Datasheet

P3S56D40ETP Features and benefits

- Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differenti.

P3S56D40ETP Description

M2S56D20ATP is a 4-bank x 16,777,216-word x 4-bit, M2S56D30ATP is a 4-bank x 8,388,608-word x 8-bit, M2S56D40ATP is a 4-bank x 4,194,304-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are refe.

Image gallery

P3S56D40ETP Page 1 P3S56D40ETP Page 2 P3S56D40ETP Page 3

TAGS

P3S56D40ETP
256M
Double
Data
Rate
Synchronous
DRAM
Mitsubishi

Manufacturer


Mitsubishi

Related datasheet

P3S0200

P3SX

P3-1A1500

P3-1A1600

P3-1A1700

P30

P3000AA61L

P3002AA

P3002AB

P3002AC

P3002ACMC

P3002CAL

P3002CBL

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts