74LS112A flip-flop equivalent, dual jk negative edge-triggered flip-flop.
individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic lev.
Image gallery
TAGS
Download (Size : 147.34KB)