12-bit parity generator/checker.
an output register. Multiplexers direct the register input, giving the option of holding present data by asserting HOLD LOW, or of shifting data in through the S-IN pin b.
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each cus.
Image gallery
TAGS
Download (Size : 87.91KB)