Datasheet Details
| Part number | MC68HC68R2 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 81.25 KB |
| Description | 8-BIT SERIAL STATIC RAMs |
| Download | MC68HC68R2 Download (PDF) |
|
|
Download the MC68HC68R2 datasheet PDF. This datasheet also includes the MC68HC68R1 variant, as both parts are published together in a single manufacturer document.
| Part number | MC68HC68R2 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 81.25 KB |
| Description | 8-BIT SERIAL STATIC RAMs |
| Download | MC68HC68R2 Download (PDF) |
|
|
|
CHIP ENABLE AND SLAVE SELECT (CE AND SS) A high level on the CE pin, coincident with a low level on the SS pin, is required for the RAM serial interface logic to become enabled.
The device is held in the reset state if either CE is low or SS is high.
SERIAL CLOCK (SCK) This clock input is used to synchronously latch data in and shift data out of the RAM chip.
® MOTOROLA Advance Information 8-BIT SERIAL STATIC RAMs The MC68HC68Rl and MC68HC68R2 are serially organized 128-word (MC68HC68Rl) or 256-word (MC68HC68R2) by 8-bit static random access memories (RAMs).
These RAMs are intended for use in systems where minimum package and interconnect size, low power, and simplicity of use are desirable; for example, in systems utilizing synchronous serial 3-wire (clock, data in, data out) interfaces.
Interface can I be made with the MC68HC05D2 without additional components, provided the MC68HC05D2 SPI control register bits CPHA and CPOL are set.
| Part Number | Description |
|---|---|
| MC68HC68R1 | 8-BIT SERIAL STATIC RAMs |
| MC68HC68T1 | Straight 1-Row BergStik II Headers |
| MC68HC000 | Low Power HCMOS 16-/32-Bit Microprocessor |
| MC68HC04J2 | 8-Bit Microcontroller |
| MC68HC04J3 | 8-Bit Microcontroller |
| MC68HC04P2 | 8-BIT HCMOS MICROCOMPUTER |
| MC68HC04P3 | 8-BIT HCMOS MICROCOMPUTER |
| MC68HC05 | 8-Bit Microcontroller Unit |
| MC68HC05B16 | HCMOS Microcomputer |
| MC68HC05B32 | HCMOS Microcomputer |