Datasheet4U Logo Datasheet4U.com

MC68HC68R1 - 8-BIT SERIAL STATIC RAMs

Description

the SS pin, is required for the RAM serial interface logic to become enabled.

The device is held in the reset state if either CE is low or SS is high.

📥 Download Datasheet

Datasheet preview – MC68HC68R1

Datasheet Details

Part number MC68HC68R1
Manufacturer Motorola
File Size 81.25 KB
Description 8-BIT SERIAL STATIC RAMs
Datasheet download datasheet MC68HC68R1 Datasheet
Additional preview pages of the MC68HC68R1 datasheet.

📁 Similar Datasheet

  • MC68HC681 - Dual Universal Asynchronous Receiver/transmitter (Motorola Semiconductor)
  • MC68HC68VBI - Straight 1-Row BergStik II Headers (Motorola Semiconductor)
  • MC68HC05B16 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05B32 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05B4 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05B5 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05B6 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05B8 - (MC68HCxxBxx) Microcontrollers (Freescale Semiconductor)
  • MC68HC05BS8 - HCMOS (NXP)
  • MC68HC05C4 - 8-BIT MICROCOMPUTER (NXP)
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
® MOTOROLA Advance Information 8-BIT SERIAL STATIC RAMs The MC68HC68Rl and MC68HC68R2 are serially organized 128-word (MC68HC68Rl) or 256-word (MC68HC68R2) by 8-bit static random access memories (RAMs). These RAMs are intended for use in systems where minimum package and interconnect size, low power, and simplicity of use are desirable; for example, in systems utilizing synchronous serial 3-wire (clock, data in, data out) interfaces. Interface can I be made with the MC68HC05D2 without additional components, provided the MC68HC05D2 SPI control register bits CPHA and CPOL are set. • Fully Static Operation • Operating Voltage Range: 3 V to 5.
Published: |