Datasheet4U Logo Datasheet4U.com

MTV112A - 8051 Embedded CRT Monitor Controller MASK Version

Description

The MTV112A micro-controller is an 8051 CPU core embedded device specially tailored to CRT monitor applications.

It includes an 8051 CPU core, 384-byte SRAM, 14 built-in PWM DACs, DDC1/DDC2B interface, 24Cxx series EEPROM interface, A/D converter and a 16K-bytes internal program Mask ROM.

Features

  • l l l l l l l l l l l l l l 8051 core. 384-bytes internal RAM. 16K-bytes program Mask ROM. 14-channels 10V open-drain PWM DAC, 10 dedicated channels and 4 channels shared with I/O pin. 28 bi-direction I/O pin,12 dedicated pin,12 shared with DAC,4 shared with DDC/IIC interface. 5-output pin shared with H/V sync output and self test output pins. SYNC processor for composite separation, polarity and frequency check, and polarity adjustment. Built-in monitor self-test pattern generator. Built-in l.

📥 Download Datasheet

Datasheet Details

Part number MTV112A
Manufacturer Myson
File Size 189.84 KB
Description 8051 Embedded CRT Monitor Controller MASK Version
Datasheet download datasheet MTV112A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MTV10N100E TMOS POWER FET 10 AMPERES 1000 VOLTS Motorola
MTV16N50E TMOS POWER FET 16 AMPERES 500 VOLTS Motorola
MTV16N50E Power Field Effect Transistor ON Semiconductor
MTV-2216WD LCD TVs Manual ETC
MTV20N50E TMOS POWER FET Motorola

Other Datasheets by Myson

Part Number Description
MTV112M 8051 Embedded CRT Monitor Controller Flash Version
MTV118 On-Screen-Display
MTV121 Super On-Screen-Display
MTV130 On-Screen Display
MTV003 Microprocessor Compatible Monitor Controller

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com MYSON TECHNOLOGY MTV112A (Rev 1.9) 8051 Embedded CRT Monitor Controller MASK Version FEATURES l l l l l l l l l l l l l l 8051 core. 384-bytes internal RAM. 16K-bytes program Mask ROM. 14-channels 10V open-drain PWM DAC, 10 dedicated channels and 4 channels shared with I/O pin. 28 bi-direction I/O pin,12 dedicated pin,12 shared with DAC,4 shared with DDC/IIC interface. 5-output pin shared with H/V sync output and self test output pins. SYNC processor for composite separation, polarity and frequency check, and polarity adjustment. Built-in monitor self-test pattern generator. Built-in low power reset circuit. One slave mode IIC interface and one master mode IIC interface.
Published: |