Datasheet4U Logo Datasheet4U.com

UPD44164184 - (UPD44164084/184/364) 18M-BIT DDRII SRAM 4-WORD BURST OPERATION

Download the UPD44164184 datasheet PDF. This datasheet also covers the UPD44164084 variant, as both devices belong to the same (upd44164084/184/364) 18m-bit ddrii sram 4-word burst operation family and are provided as variant models within a single manufacturer datasheet.

General Description

technology using full CMOS six-transistor memory cell.

Key Features

  • 1.8 ± 0.1 V power supply and HSTL I/O.
  • DLL circuitry for wide output data valid window and future frequency scaling.
  • Pipelined double data rate operation.
  • Common data input/output bus.
  • Four-tick burst for reduced address frequency.
  • Two input clocks (K and /K) for precise DDR timing at clock rising edges only.
  • Two output clocks (C and /C) for precise flight time and clock skew matching-clock and data delivered together to receiving d.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UPD44164084_NEC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number UPD44164184
Manufacturer NEC
File Size 394.10 KB
Description (UPD44164084/184/364) 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
Datasheet download datasheet UPD44164184 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET MOS INTEGRATED CIRCUIT µPD44164084, 44164184, 44164364 18M-BIT DDRII SRAM 4-WORD BURST OPERATION Description The µPD44164084 is a 2,097,152-word by 8-bit, the µPD44164184 is a 1,048,576-word by 18-bit and the µPD44164364 is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The µPD44164084, µPD44164184 and µPD44164364 integrates unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive edge of K and /K. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.