Datasheet4U Logo Datasheet4U.com

UPD44321362 - (UPD44321182 / UPD44321362) 32M-BIT ZEROSB SRAM PIPELINED OPERATIO

Download the UPD44321362 datasheet PDF. This datasheet also covers the UPD44321182 variant, as both devices belong to the same (upd44321182 / upd44321362) 32m-bit zerosb sram pipelined operatio family and are provided as variant models within a single manufacturer datasheet.

Description

The µPD44321182 is a 2,097,152-word by 18-bit and the µPD44321362 is a 1,048,576-word by 36-bit ZEROSB static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

Features

  • Low voltage core supply : VDD = 3.3 ± 0.165 V / 2.5 ± 0.125 V.
  • Synchronous operation.
  • 100 percent bus utilization.
  • Internally self-timed write control.
  • Burst read / write : Interleaved burst and linear burst sequence.
  • Fully registered inputs and outputs for pipelined operation.
  • All registers triggered off positive clock edge.
  • 3.3V or 2.5V LVTTL Compatible : All inputs and outputs.
  • Fast clock access time : 3.2 ns (2.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UPD44321182_NEC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number UPD44321362
Manufacturer NEC
File Size 318.13 KB
Description (UPD44321182 / UPD44321362) 32M-BIT ZEROSB SRAM PIPELINED OPERATIO
Datasheet download datasheet UPD44321362 Datasheet

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com DATA SHEET MOS INTEGRATED CIRCUIT µ PD44321182, 44321362 32M-BIT ZEROSBTM SRAM PIPELINED OPERATION Description The µPD44321182 is a 2,097,152-word by 18-bit and the µPD44321362 is a 1,048,576-word by 36-bit ZEROSB static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The µPD44321182 and µPD44321362 are optimized to eliminate dead cycles for read to write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).
Published: |