Datasheet4U Logo Datasheet4U.com

UPD45128163 - 128M-bit Synchronous DRAM 4-bank/ LVTTL

This page provides the datasheet information for the UPD45128163, a member of the UPD 128M-bit Synchronous DRAM 4-bank/ LVTTL family.

Description

The µPD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as 8,388,608 × 4 × 4, 4,194,304 × 8 × 4, 2,097,152 × 16 × 4 (word × bit × bank), respectively.

Features

  • Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge.
  • Pulsed interface.
  • Possible to assert random column address in every cycle.
  • Quad internal banks controlled by BA0(A13) and BA1(A12).
  • Byte control (×16) by LDQM and UDQM.
  • Programmable Wrap sequence (Sequential / Interleave).
  • Programmable burst length (1, 2, 4, 8 and full page).
  • Programmable /CAS latency (2 and 3).
  • Automatic precharge.

📥 Download Datasheet

Datasheet preview – UPD45128163

Datasheet Details

Part number UPD45128163
Manufacturer NEC
File Size 1.08 MB
Description 128M-bit Synchronous DRAM 4-bank/ LVTTL
Datasheet download datasheet UPD45128163 Datasheet
Additional preview pages of the UPD45128163 datasheet.

📁 Similar Datasheet

  • UPD4516161D - 16M Bit Synchronous DRAM (Elpida)
  • UPD4503B - Hex 2 State Buffer (ETC)
  • UPD4564163 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD4564441 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD4564841 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD458 - Fully Decoded 8192-Bit Electrically Erasable and Programmable ROM (NEC Electronics)
  • UPD4066B - Quad Analog Switch / Miltiplexer (ETC)
  • UPD41256 - 262144 Dynamic NMOS RAM (NEC Electronics)
  • UPD41257 - 262144 Dynamic NMOS RAM (NEC Electronics)
  • UPD41264 - Dual Port Graphics Buffer (NEC Electronics)
Other Datasheets by NEC

Full PDF Text Transcription

Click to expand full text
DATA SHEET MOS INTEGRATED CIRCUIT µPD45128441, 45128841, 45128163 128M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as 8,388,608 × 4 × 4, 4,194,304 × 8 × 4, 2,097,152 × 16 × 4 (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are packaged in 54-pin TSOP (II).
Published: |