Datasheet4U Logo Datasheet4U.com

UPD4516161D

16M Bit Synchronous DRAM

UPD4516161D Features

* Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge

* Pulsed interface

* Possible to assert random column address in every cycle

* Dual internal banks controlled by A11

* Byte control by LDQM and UDQM

* Programmable Wr

UPD4516161D General Description

The µPD4516161D is high-speed 16,777,216-bit synchronous dynamic random-access memory, organized as 524,288 words × 16 bits × 2 banks respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge .

UPD4516161D Datasheet (442.43 KB)

Preview of UPD4516161D PDF

Datasheet Details

Part number:

UPD4516161D

Manufacturer:

Elpida

File Size:

442.43 KB

Description:

16m bit synchronous dram.

📁 Related Datasheet

UPD4516161 16M Bit Synchronous DRAM (NEC)

UPD4516161A 16M Bit Synchronous DRAM (NEC)

UPD4516421 16M-Bit Synchronous DRAM (NEC)

UPD4516821 16M-Bit Synchronous DRAM (NEC)

UPD45128163 128M-bit Synchronous DRAM 4-bank/ LVTTL (NEC)

UPD45128441 128M-bit Synchronous DRAM 4-bank/ LVTTL (NEC)

UPD45128841 128M-bit Synchronous DRAM 4-bank/ LVTTL (NEC)

UPD4503B Hex 2 State Buffer (ETC)

UPD4564163 (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)

UPD4564163 64M-bit Synchronous DRAM (NEC)

TAGS

UPD4516161D 16M Bit Synchronous DRAM Elpida

Image Gallery

UPD4516161D Datasheet Preview Page 2 UPD4516161D Datasheet Preview Page 3

UPD4516161D Distributor