74AHC132 Datasheet - NXP

Quad 2-input NAND Schmitt trigger

74AHC132 Features

* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V; MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V

* Balanced propagation delays

* Inputs accepts voltages higher than VCC

* For AHC only: operates with CMOS input levels

* For AHCT onl

74AHC132 General Description

The 74AHC/AHCT132 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowl.

74AHC132 Datasheet (106.13 KB)

74AHC132 Datasheet Preview — Preview of 74AHC132 PDF

Datasheet Details

Part number:

74AHC132

Manufacturer:

NXP ↗

File Size:

106.13 KB

Description:

Quad 2-input nand schmitt trigger.
INTEGRATED CIRCUITS DATA SHEET 74AHC132; 74AHCT132 Quad 2-input NAND Schmitt trigger Product speciﬁcation Supersedes data of 1999 May 31 File under .

📁 Related Datasheet

74AHC132 Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132-Q100 Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132BQ Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132D Quad 2-input NAND Schmitt trigger (nexperia)

74AHC138 3-to-8 line decoder/demultiplexer (NXP)

74AHC138 3-TO-8 LINE DECODER DEMULTIPLEXER (Diodes)

74AHC138 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138-Q100 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138BQ 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138D 3-to-8 line decoder/demultiplexer (nexperia)

TAGS

74AHC132 Quad 2-input NAND Schmitt trigger NXP

Image Gallery

74AHC132 Features

74AHC132 General Description

Datasheet Details

File Size:

Description:

74AHC132 Distributor