74AHC138 Datasheet - NXP

3-to-8 line decoder/demultiplexer

74AHC138 Features

* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V

* Balanced propagation delays

* All inputs have Schmitt-trigger actions

* Multiple input enable for easy expansion

* Ideal for memory c

74AHC138 General Description

74AHC138; 74AHCT138 The 74AHC/AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT138 decoders accept three binary weighted address inputs (A0, A1 and A2) and when enabled.

74AHC138 Datasheet (84.13 KB)

74AHC138 Datasheet Preview — Preview of 74AHC138 PDF

Datasheet Details

Part number:

74AHC138

Manufacturer:

NXP ↗

File Size:

84.13 KB

Description:

3-to-8 line decoder/demultiplexer.
INTEGRATED CIRCUITS DATA SHEET 74AHC138; 74AHCT138 3-to-8 line decoder/demultiplexer; inverting Product speciﬁcation Supersedes data of 1999 Mar 31 .

📁 Related Datasheet

74AHC132 Quad 2-input NAND Schmitt trigger (NXP)

74AHC132 Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132-Q100 Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132BQ Quad 2-input NAND Schmitt trigger (nexperia)

74AHC132D Quad 2-input NAND Schmitt trigger (nexperia)

74AHC138 3-TO-8 LINE DECODER DEMULTIPLEXER (Diodes)

74AHC138 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138-Q100 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138BQ 3-to-8 line decoder/demultiplexer (nexperia)

74AHC138D 3-to-8 line decoder/demultiplexer (nexperia)

TAGS

74AHC138 3-to-8 line decoder demultiplexer NXP

Image Gallery

74AHC138 Features

74AHC138 General Description

Datasheet Details

File Size:

Description:

74AHC138 Distributor