Datasheet4U Logo Datasheet4U.com

74F175A - Quad D flip-flop

General Description

The 74F175A is a quad, edge-triggered D-type flip-flop with individual D inputs and both Q and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Key Features

  • Four edge-triggered D-type flip-flops.
  • Buffered common clock.
  • Buffered asynchronous Master Reset.
  • True and complementary outputs.
  • Industrial temperature range available (.
  • 40°C to +85°C).
  • PNP light loading inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F175 Quad D-Type Flip-Flop Texas Instruments
74F175 Quad D-Type Flip-Flop Fairchild Semiconductor
74F175 Quad D Flip-Flop National Semiconductor
74F174 Hex D-Type Flip-Flop with Master Reset Fairchild Semiconductor
74F174 Hex D Flip-Flop with Master Reset National Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74F173 Quad D-type flip-flop 3-State
74F174 Hex D flip-flops
74F1763 Intelligent DRAM controller
74F10 Triple 3-input NAND gate
74F109 Positive J-K positive edge-triggered flip-flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F175*, 74F175A Quad D flip-flop * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. Product specification IC15 Data Handbook 1996 Mar 12 Philips Semiconductors Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES • Four edge-triggered D-type flip-flops • Buffered common clock • Buffered asynchronous Master Reset • True and complementary outputs • Industrial temperature range available (–40°C to +85°C) • PNP light loading inputs DESCRIPTION The 74F175A is a quad, edge-triggered D-type flip-flop with individual D inputs and both Q and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered.