Datasheet4U Logo Datasheet4U.com

ADC0804S050 - Single 8-bits ADC

Download the ADC0804S050 datasheet PDF. This datasheet also covers the ADC0804S030 variant, as both devices belong to the same single 8-bits adc family and are provided as variant models within a single manufacturer datasheet.

Description

The ADC0806030/040/050 are a family of 8-bit high-speed, low-power Analog-to-Digital Converters (ADC) for professional video and other applications.

It converts the analog input signal into 8-bit binary coded digital signals at a maximum sampling rate of 50 MHz.

Features

  • I I I I I I I I I I I I I I 8-bit resolution Sampling rate up to 50 MHz DC sampling allowed One clock cycle conversion only High signal-to-noise ratio over a large analog input frequency range (7.8 effective bits at 4.43 MHz full-scale input at fclk = 40 MHz) No missing codes guaranteed In-Range (IR) CMOS output TTL and CMOS levels compatible digital inputs 3 V to 5 V CMOS digital outputs Low-level AC clock input signal allowed External reference voltage regulator Power dissipation only 175 mW (.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ADC0804S030_NXPSemiconductors.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ADC0804S050
Manufacturer NXP Semiconductors
File Size 168.73 KB
Description Single 8-bits ADC
Datasheet download datasheet ADC0804S050 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADC0804S030/040/050 Rev. 02 — 14 August 2008 www.DataSheet4U.com Single 8 bits ADC, up to 30 MHz, 40 MHz or 50 MHz Product data sheet 1. General description The ADC0806030/040/050 are a family of 8-bit high-speed, low-power Analog-to-Digital Converters (ADC) for professional video and other applications. It converts the analog input signal into 8-bit binary coded digital signals at a maximum sampling rate of 50 MHz. All digital inputs and outputs are Transistor-Transistor Logic (TTL) and CMOS compatible, although a low-level sine wave clock input signal can also be used. The device requires an external source to drive its reference ladder. If the application requires that the reference is driven via internal sources, NXP recommends you use one of the ADC1003S030/040/050 family. 2.
Published: |