Datasheet4U Logo Datasheet4U.com

54AC373 - Octal Transparent Latch

Description

The ’AC/’ACT373 consists of eight latches with TRI-STATE outputs for bus organized system applications.

The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH.

When LE is LOW, the data that meets the setup time is latched.

Features

  • n n n n n n ICC and IOZ reduced by 50% Eight latches in a single package TRI-STATE outputs for bus interfacing Outputs source/sink 24 mA ’ACT373 has TTL-compatible inputs Standard Microcircuit Drawing (SMD).
  • ’AC373: 5962-87555.
  • ’ACT373: 5962-87556 Logic Symbols IEEE/IEC DS100329-1 DS100329-2 Pin Names D0.
  • D7 LE OE O0.
  • O7.

📥 Download Datasheet

Datasheet preview – 54AC373

Datasheet Details

Part number 54AC373
Manufacturer National Semiconductor
File Size 186.79 KB
Description Octal Transparent Latch
Datasheet download datasheet 54AC373 Datasheet
Additional preview pages of the 54AC373 datasheet.

📁 Similar Datasheet

  • 54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
  • 54AC11021 - Dual 4-Input Positive-AND Gates (Texas Instruments)
  • 54AC11027 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11030 - 8-Input Positive-NAND Gates (Texas Instruments)
  • 54AC11034 - HEX NONINVERTERS (Texas Instruments)
  • 54AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops (Texas Instruments)
  • 54AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS (Texas Instruments)
  • 54AC11175 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 54AC373 • 54ACT373 Octal Transparent Latch with TRI-STATE Outputs August 1998 54AC373 • 54ACT373 Octal Transparent Latch with TRI-STATE ® Outputs General Description The ’AC/’ACT373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.
Published: |