Datasheet4U Logo Datasheet4U.com

54AC74 - Dual D-Type Positive Edge-Triggered Flip-Flop

Description

The ’AC/’ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs.

Information at the input is transferred to the outputs on the positive edge of the clock pulse.

Features

  • n n n n ICC reduced by 50% Output source/sink 24 mA ’ACT74 has TTL-compatible inputs Standard Microcircuit Drawing (SMD).
  • ’AC74: 5962-88520.
  • ’ACT74: 5962-87525 Logic Symbols DS100266-2 DS100266-1 Pin Names IEEE/IEC D1, D2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q1, Q2, Q2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Texas Instruments
54AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES Texas Instruments
54AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES Texas Instruments
54AC11021 Dual 4-Input Positive-AND Gates Texas Instruments
54AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
54AC00 Quad 2-Input NAND Gate
54AC02 Quad 2-Input NOR Gate
54AC04 Hex Inverter
54AC05 Hex Inverter
54AC08 Quad 2-Input AND Gate

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 54AC74 • 54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop August 1998 54AC74 • 54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop General Description The ’AC/’ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.
Published: |