Datasheet4U Logo Datasheet4U.com

54C165 - Parallel-Load 8-Bit Shift Register

Datasheet Summary

Description

The MM54C165 MM74C165 functions as an 8-bit parallelload serial shift register Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low Shifting is inhibited as long as PL is low Data is sequentially shifted from complementary outputs Q7 and Q7 highest

Features

  • Y Wide supply voltage range Y Guaranteed noise margin Y High noise immunity Y Low power TTL compatibility Y Parallel loading independent of clock Y Dual clock inputs Y Fully static operation 3V to 15V 1V 0 45 VCC (typ ) fan out of 2 driving 74L Connection and Block Diagrams Dual-In-Line Package Top View TL F 5897.
  • 2 Order Number MM54C165 or MM74C165 Please look into Section 8 Appendix D for availability of various package types TL F 5897.
  • 1 C1995 National Semiconductor Cor.

📥 Download Datasheet

Datasheet preview – 54C165

Datasheet Details

Part number 54C165
Manufacturer National Semiconductor
File Size 124.81 KB
Description Parallel-Load 8-Bit Shift Register
Datasheet download datasheet 54C165 Datasheet
Additional preview pages of the 54C165 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54C165 MM74C165 Parallel-Load 8-Bit Shift Register December 1992 MM54C165 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM54C165 MM74C165 functions as an 8-bit parallelload serial shift register Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low Shifting is inhibited as long as PL is low Data is sequentially shifted from complementary outputs Q7 and Q7 highest-order bit (P7) first New serial data may be entered via the SERIAL DATA (Ds) input Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2 Clock inputs may be used separately or together for combined clocking from independent sources Either clock input may be used also as an active-low clock enable To prevent double-clocking when a clock input is u
Published: |