ADC12DS105 Overview
This is Advance Information for products currently in development. ALL specifications are design targets and are subject to change. The digital outputs are serialized and provided on differential LVDS signal pairs.
ADC12DS105 Key Features
- 1 GHz Full Power Bandwidth Internal sample-and-hold circuit and precision reference Low power consumption Clock Duty Cyc
