Y LS174 contains six flip-flops with single-rail outputs Y LS175 contains four flip-flops with double-rail outputs Y Buffered clock and direct clear inputs Y Individual d.

include Buffer storage registers Shift registers Pattern generators Y Typical clock frequency 40 MHz Y Typical power dis.

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the set.

DM54LS174

DM54LS10

DM54LS109A

DM54LS11

DM54LS112A

DM54LS125A

DM54LS132

DM54LS138

DM54LS139

DM54LS14

DM54LS151

DM54LS153

DM54LS154