* oard and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 0.5 min. (3x) TYPICAL SOLDERING PATTERN Unit: mm 0.5 min. (3x) ÉÉÉ ÉÉÉ ÉÉÉ 1.4 ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ 0.5 1 SOT
* 416/SC
* 75 POWER DISSIPATION The power di
DTC143EET1 Datasheet (187.66 KB)
DTC143EET1
187.66 KB
Npn silicon bias resistor transistors.
DTC114EET1 SERIES Bias Resistor Transistor NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network This new series of digital trans.
📁 Related Datasheet
DTC143EE DIGITAL TRANSISTOR (JCET)
DTC143EE Digital Transistor (GME)
DTC143EE NPN Digital Transistor (LGE)
DTC143EE NPN Digital Transistors (SeCoS)
DTC143EE NPN TRANSISTOR (AiT Semiconductor)
DTC143EE NPN 100mA 50V Digital Transistors (Rohm)
DTC143EE Bias Resistor Transistor NPN Silicon (WEITRON)
DTC143EE Digital Transistors (ON Semiconductor)
DTC143EEB NPN 100mA 50V Digital Transistors (Rohm)
DTC143EEFRA Digital Transistor (ROHM)
