NB2304A buffer equivalent, zero delay clock buffer.
http://onsemi.com MARKING DIAGRAM*
8 8 1 SOIC−8 D SUFFIX CASE 751 1 XXXX ALYW G
XXXX A L Y W G
= Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Fre.
It is available in an 8 pin package. The part has an on−chip PLL which locks to an input clock presented on the REF pin.
Pin # 1 2 3 4 5 Pin Name REF (Note 1) CLKA1 (Note 2) CLKA2 (Note 2) GND CLKB1 (Note 2) CLKB2 (Note 2) VDD FBK Description Input reference frequency, 5 V tolerant input. Buffered clock output, Bank A. Buffered clock output, Bank A. Ground. Buffered cl.
Image gallery
TAGS
Download (Size : 151.32KB)