Datasheet4U Logo Datasheet4U.com

74F604 - Dual octal latch

Description

The 74F604 multiplexed latch is ideal for storing data from two input buses, A or B, and providing data from either the A or B latches to the output bus.

Organized as 8-bit A and B latches, the latch outputs are connected by pairs to eight 2-input multiplexers.

Features

  • High impedance NPN base inputs for reduced loading (20µA in High and Low states) PIN.

📥 Download Datasheet

Datasheet preview – 74F604

Datasheet Details

Part number 74F604
Manufacturer Philips
File Size 53.78 KB
Description Dual octal latch
Datasheet download datasheet 74F604 Datasheet
Additional preview pages of the 74F604 datasheet.

📁 Similar Datasheet

  • 74F620 - Inverting Octal Bus Transceiver (Fairchild)
  • 74F623 - OCTAL BUS TRANSCEIVERS (Texas Instruments)
  • 74F64 - 4-2-3-2-Input AND-OR-Invert Gate (Fairchild)
  • 74F64 - 4-2-3-2-Input AND-OR-Invert Gate (National)
  • 74F640 - Octal Bus Transceiver (Fairchild)
  • 74F645 - Octal Bus Transceiver (Fairchild)
  • 74F646 - Octal Transceiver/Register (Fairchild)
  • 74F646 - Octal Transceiver Register (National)
  • 74F646B - Octal Transceiver / Register (Fairchild)
  • 74F646B - Octal Transceiver Register (National)
Other Datasheets by Philips
  • 74F620 - Octal bus transceiver/inverting
  • 74F621 - Octal Bus Transceiver
  • 74F623 - Octal Bus Transceiver
  • 74F64 - 4-2-3-2-input AND-OR-invert gate
  • 74F640 - Octal Bus Transceiver
  • 74F641 - Transceivers
  • 74F642 - Transceivers
  • 74F646 - Octal transceiver/register

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Product specification Dual octal latch (3-State) 74F604 FEATURES • High impedance NPN base inputs for reduced loading (20µA in High and Low states) PIN CONFIGURATION LE SELECT A/B A0 B0 A1 B1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC A4 B4 A5 B5 A6 B6 A7 B7 Q7 Q6 Q5 Q4 Q0 • Stores 16-bit–wide Data inputs, multiplexed 8-bit outputs • 3-State outputs • Power supply current 75mA typical DESCRIPTION The 74F604 multiplexed latch is ideal for storing data from two input buses, A or B, and providing data from either the A or B latches to the output bus. Organized as 8-bit A and B latches, the latch outputs are connected by pairs to eight 2-input multiplexers.
Published: |