Download 74HC109 Datasheet PDF
74HC109 page 2
Page 2
74HC109 page 3
Page 3

74HC109 Description

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin patible with low power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard no. The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP) inputs, set QUICK REFERENCE DATA GND = 0.

74HC109 Key Features

  • J, K inputs for easy D-type flip-flop
  • Toggle flip-flop or “do nothing” mode
  • Output capability: standard
  • ICC category: flip-flops GENERAL DESCRIPTION The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin patible wit