Datasheet4U Logo Datasheet4U.com

74HC109 - Dual JK flip-flop

Datasheet Summary

Description

The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

Features

  • J and K inputs for easy D-type flip-flop.
  • Toggle flip-flop or "do nothing" mode.
  • Wide supply voltage range:.
  • For 74HC109: from 2.0 V to 6.0 V.
  • For 74HCT109: from 4.5 V to 5.5 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Input levels:.
  • For 74HC109: CMOS level.
  • For 74HCT109: TTL level.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • 74HC109 complies with JEDEC stand.

📥 Download Datasheet

Datasheet preview – 74HC109

Datasheet Details

Part number 74HC109
Manufacturer nexperia
File Size 266.87 KB
Description Dual JK flip-flop
Datasheet download datasheet 74HC109 Datasheet
Additional preview pages of the 74HC109 datasheet.

📁 Similar Datasheet

  • 74HC109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 74HC109 - Dual JK flip-flop (Philips)
  • 74HC10 - Triple 3-input NAND gate (Philips)
  • 74HC10 - Triple 3-Input NAND Gates (Texas Instruments)
  • 74HC107 - Dual JK flip-flop (Philips)
  • 74HC11 - Triple 3-input AND gate (Philips)
  • 74HC11 - Triple 3-Input AND Gate (Texas Instruments)
  • 74HC11 - Triple 3-input AND gate (NXP)
  • 74HC112 - Dual JK flip-flop (Philips)
  • 74HC112 - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC109; 74HCT109 Dual JK flip-flop with set and reset; positive-edge-trigger Rev. 5 — 5 August 2021 Product data sheet 1. General description The 74HC109; 74HCT109 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the J and K inputs together.
Published: |